## **CLAIMS**

	1	1. A method of processing a semiconductor structure comprising:
	2	providing a substrate;
	3	depositing a lattice-mismatched first layer on said substrate;
	4	annealing said first layer at a temperature greater than 100°C above the deposition
	5	temperature; and
	6	depositing a second layer on said first layer with a greater lattice mismatch to said
	7	substrate than said first layer.
	1	2. The method of claim 1, wherein said substrate has at least a surface layer comprising
	2	Si and said first and second layers comprise Si <sub>1-x</sub> Ge <sub>x</sub> .
	1	3. The method of claim 1, wherein said substrate has at least a surface layer comprising
	2	GaAs and said first and second layers comprise In <sub>y</sub> Ga <sub>1.y</sub> As.
*  ±  T		
THE THE STATE OF T	1	4. The method of claim 1, wherein said substrate has at least a surface layer comprising
	2	GaP and said first and second layers comprise In <sub>z</sub> Ga <sub>1-z</sub> P.
	1	5. The method of claim 2, wherein said first and second layers differ by a Ge
	2	concentration less than 10% Ge.
	1	6. The method of claim 2, wherein said first and second layers differ in Ge concentration

2

3

- 7. The method of claim 2, wherein said first and second layers of Si<sub>1-x</sub>Ge<sub>x</sub> are deposited at a growth temperature less than 850°C.
- 8. The method of claim 2, wherein said annealing occurs at a temperature greater than 900°C.
- 9. The method of claim 2, wherein anneal time is greater than 0.1 seconds.
  - 10. The method of claim 2, wherein said first and second layers differ in Ge concentration by approximately 1.5%, the growth temperature is approximately 750°C, and the anneal temperature is approximately 1050°C.
  - 11. The method of claim 2, wherein said first and second layers differ in Ge concentration by approximately 1.5%, the growth temperature is approximately 750°C, and the anneal temperature is approximately 1050°C, and the anneal time is greater than 0.1 seconds.
- 1 12. The method of claim 1, wherein said lattice-mismatched semiconductor layer is
  2 deposited by chemical vapor deposition.
- 1 13. A method of processing a semiconductor graded composition layer structure on a

comprising GaP and said first and second layers comprise In<sub>z</sub>Ga<sub>1-z</sub>P.

1

2

1

2

17. The method of claim 14, wherein sequential layers in the graded composition layers differ by a Ge concentration less than 10% Ge.

16. The method of claim 13, wherein said substrate has at least a surface layer

2

3

1

2

3

1

- 18. The method of craim 14, wherein sequential layers in the graded composition layers
  differ in Ge concentration by approximately 1.5% Ge.
- 1 19. The method of claim 14, wherein said first layer and second layers are deposited at a growth temperature of less than 850°C.
- 20. The method of claim 14, wherein said annealing occurs at a temperature greater than 900°C.
- 21. The method of claim 14, wherein anneal time is greater than 0.1 seconds.
  - 22. The method of claim 14, wherein sequential layers in the graded composition layers differ in Ge concentration by approximately 1.5%, the growth temperature is approximately 750°C, and the anneal temperature is approximately 1050°C.
  - 23. The method of claim 14, wherein sequential layers in the graded composition layers differ in Ge concentration by approximately 1.5%, the growth temperature is approximately 750°C, and the anneal temperature is approximately 1050°C, and the anneal time is greater than
- 4 0.1 seconds.
- 24. The method of claim 13, wherein said lattice-mismatched semiconductor layer is deposited by chemical vapor deposition.